

UNIVERSITI SAINS MALAYSIA

Peperiksaan Semester Kedua
Sidang Akademik 1998/99

Februari 1999

ZAT 281/4 - Pengantar Mikropemproses

Masa : [3 jam]

Sila pastikan bahawa kertas peperiksaan ini mengandungi DUAPULUH ENAM muka surat yang bercetak sebelum anda memulakan peperiksaan ini.

Jawab kesemua LIMA soalan . Kesemuanya wajib dijawab dalam Bahasa Malaysia.

1. a) Berikan perbezaan di antara bahasa penghimpunan dan bahasa paras tinggi (20/100)
- b) Tuliskan aturcara penghimpunan untuk mikropemproses 8085 bagi mengira 20×8 . Hasil darab tersebut hendaklah disimpan di alamat 20AAH. (30/100)
- c) Tuliskan aturcara penghimpunan bagi menyalin data di ingatan 205AH hingga 207FH ke ingatan 20BAH hingga 20DFH. (50/100)
2. a) Berikut adalah sebahagian daripada aturcara yang sedang dilaksanakan oleh mikropemproses 8085:

```
..  
..  
XRA A  
LXI HL, 2000H  
SHLD 2020H  
XCHG  
LHLD 2020H  
SPHL  
STAX D  
INX H  
MOV M, H  
XTHL
```

Nyatakan kandungan semua alat daftar, flip-flop bendera, dan ingatan yang terlibat dalam bahagian aturcara tersebut selepas perlaksanaan arahan XTHL.

(50/100)

...2/-

b) Berdasarkan aturcara berikut:


	ORG: 2020H	;Set alamat aturcara
	ANI 00	;Kosongkan akumulator
	MOV C, A	;Set pembilang
LOMPAT:	INR C	;Tingkatkan pembilang
	NOP	;Pelambatan masa
	MOV A, C	;Muatkan kandungan pembilang
		;ke akumulator
	ANI 80H	;Uji pembilang
	JZ LOMPAT	;Ulang jika belum selesai
	RST 1	

- i) Tuliskan kod mesinnya di alamat yang bersesuaian.
- ii) Tentukan masa yang diambil oleh mikropemproses 8085 untuk melaksanakan aturcara tersebut, sekiranya frekuensi jam mikropemproses adalah 1MHz.

(50/100)

3. Aturcara I/O berikut berperanan untuk memindahkan data daripada peranti sisian ke ingatan RAM sistem mikropemproses di Rajah 1;

	MVI A, FFH	;Muatkan akumulator dengan FFH
	OUT 02H	;Keluarkan kandungan akumulator ke pot 02H
	MVI A, 01H	;Muatkan akumulator dengan 01H
	OUT 20H	;Keluarkan kandungan akumulator ke pot 20H
	LXI, 20A0H	;Tetapkan penunjuk HL
	MVI C, 14H	;Tetapkan pembilang
GEL:	MVI A 40H	;Setkan bit MULA
	OUT 21H	;Hantar bit MULA tinggi
NANTI:	IN 22H	;Ambil bit STATUS
	ANI 80 H	;Pencilkan bit STATUS
	JZ NANTI	;Tunggu sekiranya peranti tidak sedia
	IN 00H	;Input data
	MOV M, A	;Simpan data
	INX H	;Kemaskinikan penunjuk HL
	MVI A, 00H	;Set kembali bit MULA
	OUT 21H	;Hantar bit MULA rendah
	DCR C	;Tingkatkan pembilang
	ORA C	;Uji jumlah data
	JNZ GEL	;Kembali jika belum habis
	RST 1	



Rajah 1


- a) Terangkan secara ringkas bagaimana pemindahan data tersebut dilaksanakan oleh mikropemproses. (30/100)
 - b) Terangkan peranan empat arahan yang pertama dalam aturcara tersebut. (20/100)
 - c) Nyatakan bilangan data yang dipindahkan dan di alamat manakah ia disimpan? (20/100)
 - d) Ubahsuai aturcara tersebut, sekiranya 50 byte data di ingatan RAM beralamat 20A0H dan ke atas hendak dikeluarkan ke peranti sisian. (30/100)
4. a) Berdasarkan litar sistem mikropemproses yang ditunjukkan di Rajah 2, tentukan alamat-alamat berikut:
- i) RAM
 - ii) ROM
 - iii) Nombor-nombor pot, alat daftar perintah dan alat daftar pemas bagi cip 8156.
 - iv) Nombor - nombor pot dan alat daftar perintah cip 8355. (50/100)
- b) Tuliskan aturcara mudah untuk menguji antaramuka di antara mikropemproses dan penukar analog ke digital ADC0801 dalam Rajah 2. Lakarkan satu litaran isyarat yang mungkin diperhatikan pada pin AD1 - AD7, A8 - A15, ALE, \overline{WR} , \overline{RD} , dan $\overline{IO/M}$. (Gunakan lampiran yang diberi). (50/100)

...4/-

5. a) Terangkan, apakah yang dimaksudkan dengan restart perisian dan restart perkakasan? Nyatakan lokasi-lokasi vektor bagi kedua restart tersebut. (30/100)
- b) Penukar analog ke digital ADC0801 di Rajah 2, dikawal oleh mikropemproses 8085 melalui suatu port I/O serta beberapa bus kawalan. Tuliskan suatu aturcara penghimpunan yang membolehkan mikropemproses merekodkan 10 data yang telah ditukarkan ke bentuk digital untuk disimpan di mana-mana alamat dalam RAM sistem tersebut. (60/100)
- c) Cip ADC0801 memerlukan sistem isyarat jamnya yang tersendiri. Kirakan frekuensi jam bagi cip ADC0801 dalam Rajah 2. (10/100)



249

...6/-



Rajah 2

LAMPIRAN A



LAMPIRAN B

- 7 -

8085 Instruction Set

4. INSTRUCTION SET ENCYCLOPEDIA

In the ensuing dozen pages, the complete 8085A instruction set is described, grouped in order under five different functional headings, as follows:

- 1. Data Transfer Group — Moves data between registers or between memory locations and registers. Includes moves, loads, stores, and exchanges. (See below.)
- 2. Arithmetic Group — Adds, subtracts, increments, or decrements data in registers or memory. (See page 4-13.)
- 3. Logic Group — ANDs, ORs, XORs, compares, rotates, or complements data in registers or between memory and a register. (See page 4-18.)
- 4. Branch Group — Initiates conditional or unconditional jumps, calls, returns, and restarts. (See page 4-20.)
- 5. Stack, I/O, and Machine Control Group — Includes instructions for maintaining the stack, reading from input ports, writing to output ports, setting and reading interrupt masks, and setting and clearing flags. (See page 4-22.)

The formats described in the encyclopedia reflect the assembly language processed by Intel-supplied assembler, used with the Intel development systems.

4.5.1 Data Transfer Group

This group of instructions transfers data to and from registers and memory. Condition flags are not affected by any instruction in this group.

MOV r1, r2 (Move Register)
(r1) ← (r2)

The content of register r2 is moved to register r1.

0	D	D	D	S	S	S
---	---	---	---	---	---	---

Cycles: 1
States: 4
Addressing: register
Flags: none

MOV r, M (Move from memory)

(r) ← ((H) (L))

The content of the memory location, whose address is in registers H and L, is moved to register r.

0	1	D	D	D	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2
States: 7
Addressing: reg. indirect
Flags: none

MOV M, r (Move to memory)

((H) (L)) ← (r)

The content of register r is moved to the memory location, whose address is in registers H and L.

0	1	1	1	0	S	S	S
---	---	---	---	---	---	---	---

Cycles: 2
States: 7
Addressing: reg. indirect
Flags: none

MVI r, data (Move Immediate)

(r) ← (byte 2)

The content of byte 2 of the instruction is moved to register r.

0	0	D	D	D	1	1	0
data							

Cycles: 2
States: 7
Addressing: immediate
Flags: none

MVI M, data (Move to memory immediate)

((H) (L)) ← (byte 2)

The content of byte 2 of the instruction is moved to the memory location whose address is in registers H and L.

0	0	1	1	0	1	1	0
data							

Cycles: 3
States: 10
Addressing: immed/reg. indirect
Flags: none

LXI rp, data 16 (Load register pair immediate)

(rh) ← (byte 3),

(rl) ← (byte 2)

Byte 3 of the instruction is moved into the high-order register (rh) of the register pair rp. Byte 2 of the instruction is moved into the low-order register (rl) of the register pair rp.

0	0	R	P	0	0	0	1
low-order data							
high-order data							

Cycles: 3
States: 10
Addressing: immediate
Flags: none

LDA addr (Load Accumulator direct)

(A) ← ((byte 3)(byte 2))

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register A.

0	0	1	1	1	0	1	0
low-order addr							
high-order addr							

Cycles: 4
States: 13
Addressing: direct
Flags: none

STA addr (Store Accumulator direct)

((byte 3)(byte 2)) ← (A)

The content of the accumulator is moved to the memory location whose address is specified in byte 2 and byte 3 of the instruction.


0	0	1	1	0	0	1	0
low-order addr							
high-order addr							

Cycles: 4
States: 13
Addressing: direct
Flags: none

LHLD addr (Load H and L direct)

(L) ← ((byte 3)(byte 2))
 (H) ← ((byte 3)(byte 2) + 1)

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register L. The content of the memory location at the succeeding address is moved to register H.




Cycles: 5
 States: 16
 Addressing: direct
 Flags: none

SHLD addr (Store H and L direct)

((byte 3)(byte 2)) ← (L)
 ((byte 3)(byte 2) + 1) ← (H)

The content of register L is moved to the memory location whose address is specified in byte 2 and byte 3. The content of register H is moved to the succeeding memory location.




Cycles: 5
 States: 16
 Addressing: direct
 Flags: none

LDAX rp (Load accumulator indirect)

(A) ← ((rp))

The content of the memory location, whose address is in the register pair rp, is moved to register A. Note: only register pairs rp = B (registers B and C) or rp = D (registers D and E) may be specified.



Cycles: 2
 States: 7
 Addressing: reg. indirect
 Flags: none

STAX rp (Store accumulator indirect)

((rp)) ← (A)

The content of register A is moved to the memory location whose address is in the register pair rp. Note: only register pairs rp = B (registers B and C) or rp = D (registers D and E) may be specified.




Cycles: 2
 States: 7
 Addressing: reg. indirect
 Flags: none

XCHG (Exchange H and L with D and E)

(H) ← (D)
 (L) ← (E)

The contents of registers H and L are exchanged with the contents of registers D and E.



Cycles: 1
 States: 4
 Addressing: register
 Flags: none

4.6.2 Arithmetic Group

This group of instructions performs arithmetic operations on data in registers and memory.

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Carry, and Auxiliary Carry flags according to the standard rules.

All subtraction operations are performed via two's complement arithmetic and set the carry flag to one to indicate a borrow and clear it to indicate no borrow.

ADD r (Add Register)

(A) ← (A) + (r)

The content of register r is added to the content of the accumulator. The result is placed in the accumulator.




Cycles: 1
 States: 4
 Addressing: register
 Flags: Z,S,P,CY,AC

ADD M (Add memory)

(A) ← (A) + ((H)(L))

The content of the memory location whose address is contained in the H and L registers is added to the content of the accumulator. The result is placed in the accumulator.




Cycles: 2
 States: 7
 Addressing: reg. indirect
 Flags: Z,S,P,CY,AC

ADI data (Add immediate)

(A) ← (A) + (byte 2)

The content of the second byte of the instruction is added to the content of the accumulator. The result is placed in the accumulator.



Cycles: 2
 States: 7
 Addressing: immediate
 Flags: Z,S,P,CY,AC

ADC r (Add Register with carry)

(A) ← (A) + (r) + (CY)

The content of register r and the content of the carry bit are added to the content of the accumulator. The result is placed in the accumulator.



Cycles: 1
 States: 4
 Addressing: register
 Flags: Z,S,P,CY,AC

ADC M (Add memory with carry)

(A) ← (A) + ((H)(L)) + (CY)

The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are added to the accumulator. The result is placed in the accumulator.




Cycles: 2
 States: 7
 Addressing: reg. indirect
 Flags: Z,S,P,CY,AC

ACI data (Add immediate with carry)

(A) ← (A) + (byte 2) + (CY)

The content of the second byte of the instruction and the content of the CY flag are added to the contents of the accumulator. The result is placed in the accumulator.




Cycles: 2
 States: 7
 Addressing: immediate
 Flags: Z,S,P,CY,AC

SUB r (Subtract Register)

(A) ← (A) - (r)

The content of register r is subtracted from the content of the accumulator. The result is placed in the accumulator.



Cycles: 1
 States: 4
 Addressing: register
 Flags: Z,S,P,CY,AC

SUB M (Subtract memory)

(A) ← (A) - ((H)(L))

The content of the memory location whose address is contained in the H and L registers is subtracted from the content of the accumulator. The result is placed in the accumulator.




Cycles: 2
 States: 7
 Addressing: reg. indirect
 Flags: Z,S,P,CY,AC

SUI data (Subtract immediate)

(A) ← (A) - (byte 2)

The content of the second byte of the instruction is subtracted from the content of the accumulator. The result is placed in the accumulator.



Cycles: 2
 States: 7
 Addressing: immediate
 Flags: Z,S,P,CY,AC

LAMPIRAN

- 9 -

SBR r (Subtract Register with borrow) $(A) \leftarrow (A) - (r) - (CY)$

The content of register r and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.

1	0	0	1	1	S	S	S
---	---	---	---	---	---	---	---

Cycles: 1
States: 4
Addressing: register
Flags: Z,S,P,CY,AC

DCR r (Decrement Register) $(r) \leftarrow (r) - 1$

The content of register r is decremented by one. Note: All condition flags except CY are affected.

0	0	D	D	D	1	0	1
---	---	---	---	---	---	---	---

Cycles: 1
States: 4
Addressing: register
Flags: Z,S,P,AC

DAA (Decimal Adjust Accumulator)

The eight-bit number in the accumulator is adjusted to form two four-bit Binary-Coded-Decimal digits by the following process:

1. If the value of the least significant 4 bits of the accumulator is greater than 9 or if the AC flag is set, 6 is added to the accumulator.
2. If the value of the most significant 4 bits of the accumulator is now greater than 9, or if the CY flag is set, 6 is added to the most significant 4 bits of the accumulator.

NOTE: All flags are affected.

0	0	1	0	0	1	1	1
---	---	---	---	---	---	---	---

Cycles: 1
States: 4
Flags: Z,S,P,CY,AC

SBM (Subtract memory with borrow) $(A) \leftarrow (A) - ((M)(L)) - (CY)$

The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.

DCR M (Decrement memory) $((H)(L)) \leftarrow ((H)(L)) - 1$

The content of the memory location whose address is contained in the H and L registers is decremented by one. Note: All condition flags except CY are affected.

1	0	0	1	1	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2
States: 7
Addressing: reg. indirect
Flags: Z,S,P,CY,AC

0	0	1	1	0	1	0	1
---	---	---	---	---	---	---	---

Cycles: 3
States: 10
Addressing: reg. indirect
Flags: Z,S,P,AC

4.3.3 Logic Group

This group of instructions performs logical (Boolean) operations on data in registers and memory and on condition flags.

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Auxiliary Carry, and Carry flags according to the standard rules.

SBI data (Subtract Immediate with borrow) $(A) \leftarrow (A) - (\text{byte 2}) - (CY)$

The contents of the second byte of the instruction and the contents of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.

INX rp (Increment register pair) $((H)(L)) \leftarrow ((H)(L)) + 1$

The content of the register pair rp is incremented by one. Note: No condition flags are affected.

0	0	R	P	1	0	1	1
---	---	---	---	---	---	---	---

Cycles: 1
States: 6
Addressing: register
Flags: none

ANA r (AND Register) $(A) \leftarrow (A) \wedge (r)$

The content of register r is logically ANDed with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set.

1	0	1	0	0	S	S	S
---	---	---	---	---	---	---	---

Cycles: 1
States: 4
Addressing: register
Flags: Z,S,P,CY,AC

INR r (Increment Register) $(r) \leftarrow (r) + 1$

The content of register r is incremented by one. Note: All condition flags except CY are affected.

DCX rp (Decrement register pair) $((H)(L)) \leftarrow ((H)(L)) - 1$

The content of the register pair rp is decremented by one. Note: No condition flags are affected.

0	0	R	P	1	0	1	1
---	---	---	---	---	---	---	---

Cycles: 1
States: 6
Addressing: register
Flags: none

ANM (AND memory) $(A) \leftarrow (A) \wedge ((M)(L))$

The contents of the memory location whose address is contained in the H and L registers is logically ANDed with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set.

1	0	1	0	0	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2
States: 7
Addressing: reg. indirect
Flags: Z,S,P,CY,AC

INR M (Increment memory) $((H)(L)) \leftarrow ((H)(L)) + 1$

The content of the memory location whose address is contained in the H and L registers is incremented by one. Note: All condition flags except CY are affected.

DAD rp (Add register pair to H and L) $((H)(L)) \leftarrow ((H)(L)) + ((H)(L))$

The content of the register pair rp is added to the content of the register pair H and L. The result is placed in the register pair H and L. Note: Only the CY flag is affected. It is set if there is a carry out of the double precision add, otherwise it is reset.

0	0	R	P	1	0	0	1
---	---	---	---	---	---	---	---

Cycles: 3
States: 10
Addressing: register
Flags: CY

ANI data (AND immediate) $(A) \leftarrow (A) \wedge (\text{byte 2})$

The content of the second byte of the instruction is logically ANDed with the contents of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set.

1	1	1	0	0	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2
States: 7
Addressing: immediate
Flags: Z,S,P,CY,AC

LAMPIRAN

10

XRA r (Exclusive OR Register) $(A) \leftarrow (A) \vee (r)$

The content of register *r* is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 1
States: 4
Addressing: register
Flags: Z,S,P,CY,AC

ORA M (OR memory) $(A) \leftarrow (A) \vee ((H)(L))$


The content of the memory location whose address is contained in the H and L registers is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 2
States: 7
Addressing: reg. indirect
Flags: Z,S,P,CY,AC

CPI data (Compare immediate) $(A) - (\text{byte 2})$


The content of the second byte of the instruction is subtracted from the accumulator. The condition flags are set by the result of the subtraction. The Z flag is set to 1 if $(A) = (\text{byte 2})$. The CY flag is set to 1 if $(A) < (\text{byte 2})$.



Cycles: 2
States: 7
Addressing: immediate
Flags: Z,S,P,CY,AC

XRA M (Exclusive OR Memory) $(A) \leftarrow (A) \vee ((H)(L))$

The content of the memory location whose address is contained in the H and L registers is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 2
States: 7
Addressing: reg. indirect
Flags: Z,S,P,CY,AC

ORI data (OR Immediate) $(A) \leftarrow (A) \vee (\text{byte 2})$


The content of the second byte of the instruction is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 2
States: 7
Addressing: immediate
Flags: Z,S,P,CY,AC

RLC (Rotate left) $(A_{n+1}) \leftarrow (A_n); (A_n) \leftarrow (A_7)$ $(CY) \leftarrow (A_7)$


The content of the accumulator is rotated left one position. The low order bit and the CY flag are both set to the value shifted out of the high order bit position. Only the CY flag is affected.



Cycles: 1
States: 4
Flags: CY

XRI data (Exclusive OR Immediate) $(A) \leftarrow (A) \vee (\text{byte 2})$


The content of the second byte of the instruction is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 2
States: 7
Addressing: immediate
Flags: Z,S,P,CY,AC

CMP r (Compare Register) $(A) - (r)$


The content of register *r* is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if $(A) = (r)$. The CY flag is set to 1 if $(A) < (r)$.



Cycles: 1
States: 4
Addressing: register
Flags: Z,S,P,CY,AC

RRC (Rotate right) $(A_n) \leftarrow (A_{n+1}); (A_n) \leftarrow (A_0)$ $(CY) \leftarrow (A_0)$

The content of the accumulator is rotated right one position. The high order bit and the CY flag are both set to the value shifted out of the low order bit position. Only the CY flag is affected.



Cycles: 1
States: 4
Flags: CY

ORA r (OR Register) $(A) \leftarrow (A) \vee (r)$

The content of register *r* is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 1
States: 4
Addressing: register
Flags: Z,S,P,CY,AC

CMP M (Compare memory) $(A) - ((H)(L))$


The content of the memory location whose address is contained in the H and L registers is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if $(A) = ((H)(L))$. The CY flag is set to 1 if $(A) < ((H)(L))$.



Cycles: 2
States: 7
Addressing: reg. indirect
Flags: Z,S,P,CY,AC

RAL (Rotate left through carry) $(A_{n+1}) \leftarrow (A_n); (CY) \leftarrow (A_7)$ $(A_7) \leftarrow (CY)$

The content of the accumulator is rotated left one position through the CY flag. The low order bit is set equal to the CY flag and the CY flag is set to the value shifted out of the high order bit. Only the CY flag is affected.




Cycles: 1
States: 4
Flags: CY

LAMPIRAN

- 11 -

RR (Rotate right through carry)
 $(A_n) \leftarrow (A_n) \gg (CY) \leftarrow (A_0)$
 $(A_7) \leftarrow (CY)$
The content of the accumulator is rotated right one position through the CY flag. The high-order bit is set to the CY flag and the CY flag is set to the value shifted out of the low order bit. Only the CY flag is affected.




Cycles: 1
States: 4
Flags: CY

CMA (Complement accumulator)
 $(A) \leftarrow (\bar{A})$
The contents of the accumulator are complemented (zero bits become 1, one bits become 0). No flags are affected.




Cycles: 1
States: 4
Flags: none

CMC (Complement carry)
 $(CY) \leftarrow (\bar{CY})$
The CY flag is complemented. No other flags are affected.



Cycles: 1
States: 4
Flags: CY

STC (Set carry)
 $(CY) \leftarrow 1$
The CY flag is set to 1. No other flags are affected.




Cycles: 1
States: 4
Flags: CY

4.8.4 Branch Group
This group of instructions alter normal sequential program flow.
Condition flags are not affected by any instruction in this group.
The two types of branch instructions are unconditional and conditional. Unconditional transfers simply perform the specified operation on register PC (the program counter). Conditional transfers examine the status of one of the four processor flags to determine if the specified branch is to be executed. The conditions that may be specified are as follows:


CONDITION	CCC
NZ — not zero ($Z = 0$)	000
Z — zero ($Z = 1$)	001
NC — no carry ($CY = 0$)	010
C — carry ($CY = 1$)	011
PO — parity odd ($P = 0$)	100
PE — parity even ($P = 1$)	101
P — plus ($S = 0$)	110
M — minus ($S = 1$)	111

JMP addr (Jump)
 $(PC) \leftarrow (\text{byte 3})(\text{byte 2})$
Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.




Cycles: 3
States: 10
Addressing: immediate
Flags: none

Jcondition addr (Conditional jump)
If (CCC),
 $(PC) \leftarrow (\text{byte 3})(\text{byte 2})$
If the specified condition is true, control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction; otherwise, control continues sequentially.




Cycles: 2/3
States: 7/10
Addressing: immediate
Flags: none

CALL addr (Call)
 $((SP) - 1) \leftarrow (PCH)$
 $((SP) - 2) \leftarrow (PCL)$
 $(SP) \leftarrow (SP) - 2$
 $(PC) \leftarrow (\text{byte 3})(\text{byte 2})$
The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.




Cycles: 5
States: 18
Addressing: immediate/
reg. indirect
Flags: none

Condition addr (Condition call)
If (CCC),
 $((SP) - 1) \leftarrow (PCH)$
 $((SP) - 2) \leftarrow (PCL)$
 $(SP) \leftarrow (SP) - 2$
 $(PC) \leftarrow (\text{byte 3})(\text{byte 2})$
If the specified condition is true, the actions specified in the CALL instruction (see above) are performed; otherwise, control continues sequentially.



Cycles: 2/5
States: 9/18
Addressing: immediate/
reg. indirect
Flags: none

RET (Return)
 $(PCL) \leftarrow ((SP))$
 $(PCH) \leftarrow ((SP) + 1)$
 $(SP) \leftarrow (SP) + 2$
The content of the memory location whose address is specified in register SP is moved to the low-order eight bits of register PC. The content of the memory location whose address is one more than the content of register SP is moved to the high-order eight bits of register PC. The content of register SP is incremented by 2.



Cycles: 3
States: 10
Addressing: reg. indirect
Flags: none

Rcondition (Conditional return)
If (CCC),
 $(PCL) \leftarrow ((SP))$
 $(PCH) \leftarrow ((SP) + 1)$
 $(SP) \leftarrow (SP) + 2$
If the specified condition is true, the actions specified in the RET instruction (see above) are performed; otherwise, control continues sequentially.



Cycles: 1/3
States: 6/12
Addressing: reg. indirect
Flags: none


LAMPIRAN

- 12 -

RST n (Restart)

((SP) - 1) - (PCH)
((SP) - 2) - (PCL)
(SP) - (SP) - 2
(PC) - 8 + (NNN)

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two. Control is transferred to the instruction whose address is eight times the content of NNN.



Cycles: 3
States: 12
Addressing: reg. indirect
Flags: none




Program Counter After Restart

PHCL (Jump H and L indirect - move H and L to PC)

((PCH) - (H))
((PCL) - (L))

The content of register H is moved to the high-order eight bits of register PC. The content of register L is moved to the low-order eight bits of register PC.



Cycles: 1
States: 6
Addressing: register
Flags: none

4.6.5 Stack, I/O, and Machine Control Group


This group of instructions performs I/O, manipulates the Stack, and alters internal control flags.

Unless otherwise specified, condition flags are not affected by any instructions in this group.

PUSH rp (Push)

((SP) - 1) - (rh)
((SP) - 2) - (rl)
((SP) - (SP) - 2)

The content of the high-order register of register pair rp is moved to the memory location whose address is one less than the content of register SP. The content of the low-order register of register pair rp is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Note: Register pair rp = SP may not be specified.



Cycles: 3
States: 12
Addressing: reg. indirect
Flags: none

PUSH PSW (Push processor status word)


((SP) - 1) - (A)
((SP) - 2)₀ - (CY), ((SP) - 2)₁ - X
((SP) - 2)₂ - (P), ((SP) - 2)₃ - X
((SP) - 2)₄ - (AC), ((SP) - 2)₅ - X
((SP) - 2)₆ - (Z), ((SP) - 2)₇ - (S)
(SP) - (SP) - 2 X: Undefined

The content of register A is moved to the memory location whose address is one less than register SP. The contents of the condition flags are assembled into a processor status word and the word is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two.



Cycles: 3
States: 12
Addressing: reg. indirect
Flags: none

FLAG WORD




X: undefined

POP rp (POP)

((rl) - ((SP))
((rh) - ((SP) + 1)
(SP) - (SP) + 2

The content of the memory location, whose address is specified by the content of register SP, is moved to the low-order register of register pair rp. The content of the memory location, whose address is one more than the content of register SP, is moved to the high-order register of register rp. The content of register SP is incremented by 2. Note: Register pair rp = SP may not be specified.



Cycles: 3
States: 10
Addressing: reg. indirect
Flags: none

POP PSW (Pop processor status word)

(CY) - ((SP))₀
(P) - ((SP))₁
(AC) - ((SP))₄
(Z) - ((SP))₅
(S) - ((SP))₇
(A) - ((SP) + 1)
(SP) - (SP) + 2

The content of the memory location whose address is specified by the content of register SP is used to restore the condition flags. The content of the memory location whose address is one more than the content of register SP is moved to register A. The content of register SP is incremented by 2.




Cycles: 3
States: 10
Addressing: reg. indirect
Flags: Z, S, P, CY, AC

XTHL (Exchange stack top with H and L)

((L) - ((SP))
((H) - ((SP) + 1)

The content of the L register is exchanged with the content of the memory location whose address is specified by the content of register SP. The content of the H register is exchanged with the content of the memory location whose address is one more than the content of register SP.




Cycles: 5
States: 16
Addressing: reg. indirect
Flags: none

SPHL (Move HL to SP)

((SP) - (H) (L))

The contents of registers H and L (16 bits) are moved to register SP.




Cycles: 1
States: 6
Addressing: register
Flags: none

IN port (Input)

(A) - (data)

The data placed on the eight bit bi-directional data bus by the specified port is moved to register A.




Cycles: 3
States: 10
Addressing: direct
Flags: none

OUT port (Output)

(data) - (A)

The content of register A is placed on the eight bit bi-directional data bus for transmission to the specified port.




Cycles: 3
States: 10
Addressing: direct
Flags: none

LAMPIRAN

- 13 -

EI (Enable interrupts)
The interrupt system is enabled following the execution of the next instruction.



Cycles: 1
States: 4
Flags: none

NOTE: Interrupts are not recognized during the EI instruction. Placing an EI instruction on the bus in response to INTA during an INA cycle is prohibited.


DI (Disable interrupts)
The interrupt system is disabled immediately following the execution of the DI instruction.



Cycles: 1
States: 4
Flags: none

NOTE: Interrupts are not recognized during the DI instruction. Placing a DI instruction on the bus in response to INTA during an INA cycle is prohibited.

HLT (Halt)
The processor is stopped. The registers and flags are unaffected. A second ALE is generated during the execution of HLT to strobe out the Halt cycle status information.



Cycles: 1+
States: 5
Flags: none

NOP (No op)
No operation is performed. The registers and flags are unaffected.




Cycles: 1
States: 4
Flags: none

RIM (Read Interrupt Masks)
The RIM instruction loads data into the accumulator relating to interrupts and the serial input. This data contains the following information:

- Current interrupt mask status for the RST 5.5, 6.5, and 7.5 hardware interrupts (1 = mask disabled)
- Current interrupt enable flag status (1 = interrupts enabled) except immediately following a TRAP interrupt. (See below.)
- Hardware interrupts pending (i.e., signal received but not yet serviced), on the RST 5.5, 6.5, and 7.5 lines.
- Serial input data.

Immediately following a TRAP interrupt, the RIM instruction must be executed as a part of the service routine if you need to retrieve current interrupt status later. Bit 3 of the accumulator is (in this special case only) loaded with the interrupt enable (IE) flag status that existed prior to the TRAP interrupt. Following an RST 5.5, 6.5, 7.5, or INTR interrupt, the interrupt flag flip-flop reflects the current interrupt enable status. Bit 6 of the accumulator (R7.5) is loaded with the status of the RST 7.5 flip-flop, which is always set (edge-triggered) by an input on the RST 7.5 input line, even when that interrupt has been previously masked. (See SIM instruction.)




Cycles: 1
States: 4
Flags: none

SIM (Set Interrupt Masks)
The execution of the SIM instruction uses the contents of the accumulator (which must be previously loaded) to perform the following functions:

- Program the interrupt mask for the RST 5.5, 6.5, and 7.5 hardware interrupts.
- Reset the edge-triggered RST 7.5 input latch.
- Load the SOD output latch.

To program the interrupt masks, first set accumulator bit 3 to 1 and set to 1 any bits 0, 1, and 2, which disable interrupts RST 5.5, 6.5, and 7.5, respectively. Then do a SIM instruction. If accumulator bit 3 is 0 when the SIM instruction is executed, the interrupt mask register will not change. If accumulator bit 4 is 1 when the SIM instruction is executed, the RST 7.5 latch is then reset. RST 7.5 is distinguished by the fact that its latch is always set by a rising edge on the RST 7.5 input pin, even if the jump to service routine is inhibited by masking. This latch remains high until cleared by a RESET IN, by a SIM instruction with accumulator bit 4 high, or by an internal processor acknowledge to an RST 7.5 interrupt subsequent to the removal of the mask (by a SIM instruction). The RESET IN signal always sets all three RST mask bits.

If accumulator bit 6 is at the 1 level when the SIM instruction is executed, the state of accumulator bit 7 is loaded into the SOD latch and thus becomes available for interface to an external device. The SOD latch is unaffected by the SIM instruction if bit 6 is 0. SOD is always reset by the RESET IN signal.



Cycles: 1
States: 4
Flags: none

Kad Rujukan Bahasa Penghimpunan 8085

DATA TRANSFER GROUP			ARITHMETIC AND LOGICAL GROUP			BRANCH CONTROL GROUP		I/O AND MACHINE CONTROL		ASSEMBLER REFERENCE (Cont.)	
Move	Base (cont.)	More Immediate	ADD*	Increment	Logical*	Jump	Stack Ops	Stack Ops	Input/Output	Pseudo Instruction	Assembler Reference
MOV A, 7F A, 78 A, 79 A, 7A A, 7B A, 7C A, 7D A, 7E A, 7F	MOV E, 5F E, 58 E, 59 E, 5A E, 5B E, 5C E, 5D E, 5E E, 5F	MVI A, 0E B, 0F C, 10 D, 11 E, 12 F, 13 M, 14 M, 15 M, 16	ADD A, 07 B, 08 C, 09 D, 0A E, 0B F, 0C M, 0D M, 0E	INR A, 0C B, 0D C, 0E D, 0F E, 10 F, 11 M, 12 M, 13	ANA A, 07 B, 08 C, 09 D, 0A E, 0B F, 0C M, 0D M, 0E	JMP 01 JNZ 02 JZ 03 JNC 04 JC 05 JPE 06 JPO 07 JMP 08 JNZ 09 JZ 10 JNC 11 JC 12 JPE 13 JPO 14 JMP 15 JNZ 16 JZ 17 JNC 18 JC 19 JPE 20 JPO 21 JMP 22 JNZ 23 JZ 24 JNC 25 JC 26 JPE 27 JPO 28 JMP 29 JNZ 30 JZ 31 JNC 32 JC 33 JPE 34 JPO 35 JMP 36 JNZ 37 JZ 38 JNC 39 JC 40 JPE 41 JPO 42 JMP 43 JNZ 44 JZ 45 JNC 46 JC 47 JPE 48 JPO 49 JMP 50 JNZ 51 JZ 52 JNC 53 JC 54 JPE 55 JPO 56 JMP 57 JNZ 58 JZ 59 JNC 60 JC 61 JPE 62 JPO 63 JMP 64 JNZ 65 JZ 66 JNC 67 JC 68 JPE 69 JPO 70 JMP 71 JNZ 72 JZ 73 JNC 74 JC 75 JPE 76 JPO 77 JMP 78 JNZ 79 JZ 80 JNC 81 JC 82 JPE 83 JPO 84 JMP 85 JNZ 86 JZ 87 JNC 88 JC 89 JPE 90 JPO 91 JMP 92 JNZ 93 JZ 94 JNC 95 JC 96 JPE 97 JPO 98 JMP 99 JNZ 100 JZ 101 JNC 102 JC 103 JPE 104 JPO 105 JMP 106 JNZ 107 JZ 108 JNC 109 JC 110 JPE 111 JPO 112 JMP 113 JNZ 114 JZ 115 JNC 116 JC 117 JPE 118 JPO 119 JMP 120 JNZ 121 JZ 122 JNC 123 JC 124 JPE 125 JPO 126 JMP 127 JNZ 128 JZ 129 JNC 130 JC 131 JPE 132 JPO 133 JMP 134 JNZ 135 JZ 136 JNC 137 JC 138 JPE 139 JPO 140 JMP 141 JNZ 142 JZ 143 JNC 144 JC 145 JPE 146 JPO 147 JMP 148 JNZ 149 JZ 150 JNC 151 JC 152 JPE 153 JPO 154 JMP 155 JNZ 156 JZ 157 JNC 158 JC 159 JPE 160 JPO 161 JMP 162 JNZ 163 JZ 164 JNC 165 JC 166 JPE 167 JPO 168 JMP 169 JNZ 170 JZ 171 JNC 172 JC 173 JPE 174 JPO 175 JMP 176 JNZ 177 JZ 178 JNC 179 JC 180 JPE 181 JPO 182 JMP 183 JNZ 184 JZ 185 JNC 186 JC 187 JPE 188 JPO 189 JMP 190 JNZ 191 JZ 192 JNC 193 JC 194 JPE 195 JPO 196 JMP 197 JNZ 198 JZ 199 JNC 200 JC 201 JPE 202 JPO 203 JMP 204 JNZ 205 JZ 206 JNC 207 JC 208 JPE 209 JPO 210 JMP 211 JNZ 212 JZ 213 JNC 214 JC 215 JPE 216 JPO 217 JMP 218 JNZ 219 JZ 220 JNC 221 JC 222 JPE 223 JPO 224 JMP 225 JNZ 226 JZ 227 JNC 228 JC 229 JPE 230 JPO 231 JMP 232 JNZ 233 JZ 234 JNC 235 JC 236 JPE 237 JPO 238 JMP 239 JNZ 240 JZ 241 JNC 242 JC 243 JPE 244 JPO 245 JMP 246 JNZ 247 JZ 248 JNC 249 JC 250 JPE 251 JPO 252 JMP 253 JNZ 254 JZ 255 JNC 256 JC 257 JPE 258 JPO 259 JMP 260 JNZ 261 JZ 262 JNC 263 JC 264 JPE 265 JPO 266 JMP 267 JNZ 268 JZ 269 JNC 270 JC 271 JPE 272 JPO 273 JMP 274 JNZ 275 JZ 276 JNC 277 JC 278 JPE 279 JPO 280 JMP 281 JNZ 282 JZ 283 JNC 284 JC 285 JPE 286 JPO 287 JMP 288 JNZ 289 JZ 290 JNC 291 JC 292 JPE 293 JPO 294 JMP 295 JNZ 296 JZ 297 JNC 298 JC 299 JPE 300 JPO 301 JMP 302 JNZ 303 JZ 304 JNC 305 JC 306 JPE 307 JPO 308 JMP 309 JNZ 310 JZ 311 JNC 312 JC 313 JPE 314 JPO 315 JMP 316 JNZ 317 JZ 318 JNC 319 JC 320 JPE 321 JPO 322 JMP 323 JNZ 324 JZ 325 JNC 326 JC 327 JPE 328 JPO 329 JMP 330 JNZ 331 JZ 332 JNC 333 JC 334 JPE 335 JPO 336 JMP 337 JNZ 338 JZ 339 JNC 340 JC 341 JPE 342 JPO 343 JMP 344 JNZ 345 JZ 346 JNC 347 JC 348 JPE 349 JPO 350 JMP 351 JNZ 352 JZ 353 JNC 354 JC 355 JPE 356 JPO 357 JMP 358 JNZ 359 JZ 360 JNC 361 JC 362 JPE 363 JPO 364 JMP 365 JNZ 366 JZ 367 JNC 368 JC 369 JPE 370 JPO 371 JMP 372 JNZ 373 JZ 374 JNC 375 JC 376 JPE 377 JPO 378 JMP 379 JNZ 380 JZ 381 JNC 382 JC 383 JPE 384 JPO 385 JMP 386 JNZ 387 JZ 388 JNC 389 JC 390 JPE 391 JPO 392 JMP 393 JNZ 394 JZ 395 JNC 396 JC 397 JPE 398 JPO 399 JMP 400 JNZ 401 JZ 402 JNC 403 JC 404 JPE 405 JPO 406 JMP 407 JNZ 408 JZ 409 JNC 410 JC 411 JPE 412 JPO 413 JMP 414 JNZ 415 JZ 416 JNC 417 JC 418 JPE 419 JPO 420 JMP 421 JNZ 422 JZ 423 JNC 424 JC 425 JPE 426 JPO 427 JMP 428 JNZ 429 JZ 430 JNC 431 JC 432 JPE 433 JPO 434 JMP 435 JNZ 436 JZ 437 JNC 438 JC 439 JPE 440 JPO 441 JMP 442 JNZ 443 JZ 444 JNC 445 JC 446 JPE 447 JPO 448 JMP 449 JNZ 450 JZ 451 JNC 452 JC 453 JPE 454 JPO 455 JMP 456 JNZ 457 JZ 458 JNC 459 JC 460 JPE 461 JPO 462 JMP 463 JNZ 464 JZ 465 JNC 466 JC 467 JPE 468 JPO 469 JMP 470 JNZ 471 JZ 472 JNC 473 JC 474 JPE 475 JPO 476 JMP 477 JNZ 478 JZ 479 JNC 480 JC 481 JPE 482 JPO 483 JMP 484 JNZ 485 JZ 486 JNC 487 JC 488 JPE 489 JPO 490 JMP 491 JNZ 492 JZ 493 JNC 494 JC 495 JPE 496 JPO 497 JMP 498 JNZ 499 JZ 500 JNC 501 JC 502 JPE 503 JPO 504 JMP 505 JNZ 506 JZ 507 JNC 508 JC 509 JPE 510 JPO 511 JMP 512 JNZ 513 JZ 514 JNC 515 JC 516 JPE 517 JPO 518 JMP 519 JNZ 520 JZ 521 JNC 522 JC 523 JPE 524 JPO 525 JMP 526 JNZ 527 JZ 528 JNC 529 JC 530 JPE 531 JPO 532 JMP 533 JNZ 534 JZ 535 JNC 536 JC 537 JPE 538 JPO 539 JMP 540 JNZ 541 JZ 542 JNC 543 JC 544 JPE 545 JPO 546 JMP 547 JNZ 548 JZ 549 JNC 550 JC 551 JPE 552 JPO 553 JMP 554 JNZ 555 JZ 556 JNC 557 JC 558 JPE 559 JPO 560 JMP 561 JNZ 562 JZ 563 JNC 564 JC 565 JPE 566 JPO 567 JMP 568 JNZ 569 JZ 570 JNC 571 JC 572 JPE 573 JPO 574 JMP 575 JNZ 576 JZ 577 JNC 578 JC 579 JPE 580 JPO 581 JMP 582 JNZ 583 JZ 584 JNC 585 JC 586 JPE 587 JPO 588 JMP 589 JNZ 590 JZ 591 JNC 592 JC 593 JPE 594 JPO 595 JMP 596 JNZ 597 JZ 598 JNC 599 JC 600 JPE 601 JPO 602 JMP 603 JNZ 604 JZ 605 JNC 606 JC 607 JPE 608 JPO 609 JMP 610 JNZ 611 JZ 612 JNC 613 JC 614 JPE 615 JPO 616 JMP 617 JNZ 618 JZ 619 JNC 620 JC 621 JPE 622 JPO 623 JMP 624 JNZ 625 JZ 626 JNC 627 JC 628 JPE 629 JPO 630 JMP 631 JNZ 632 JZ 633 JNC 634 JC 635 JPE 636 JPO 637 JMP 638 JNZ 639 JZ 640 JNC 641 JC 642 JPE 643 JPO 644 JMP 645 JNZ 646 JZ 647 JNC 648 JC 649 JPE 650 JPO 651 JMP 652 JNZ 653 JZ 654 JNC 655 JC 656 JPE 657 JPO 658 JMP 659 JNZ 660 JZ 661 JNC 662 JC 663 JPE 664 JPO 665 JMP 666 JNZ 667 JZ 668 JNC 669 JC 670 JPE 671 JPO 672 JMP 673 JNZ 674 JZ 675 JNC 676 JC 677 JPE 678 JPO 679 JMP 680 JNZ 681 JZ 682 JNC 683 JC 684 JPE 685 JPO 686 JMP 687 JNZ 688 JZ 689 JNC 690 JC 691 JPE 692 JPO 693 JMP 694 JNZ 695 JZ 696 JNC 697 JC 698 JPE 699 JPO 700 JMP 701 JNZ 702 JZ 703 JNC 704 JC 705 JPE 706 JPO 707 JMP 708 JNZ 709 JZ 710 JNC 711 JC 712 JPE 713 JPO 714 JMP 715 JNZ 716 JZ 717 JNC 718 JC 719 JPE 720 JPO 721 JMP 722 JNZ 723 JZ 724 JNC 725 JC 726 JPE 727 JPO 728 JMP 729 JNZ 730 JZ 731 JNC 732 JC 733 JPE 734 JPO 735 JMP 736 JNZ 737 JZ 738 JNC 739 JC 740 JPE 741 JPO 742 JMP 743 JNZ 744 JZ 745 JNC 746 JC 747 JPE 748 JPO 749 JMP 750 JNZ 751 JZ 752 JNC 753 JC 754 JPE 755 JPO 756 JMP 757 JNZ 758 JZ 759 JNC 760 JC 761 JPE 762 JPO 763 JMP 764 JNZ 765 JZ 766 JNC 767 JC 768 JPE 769 JPO 770 JMP 771 JNZ 772 JZ 773 JNC 774 JC 775 JPE 776 JPO 777 JMP 778 JNZ 779 JZ 780 JNC 781 JC 782 JPE 783 JPO 784 JMP 785 JNZ 786 JZ 787 JNC 788 JC 789 JPE 790 JPO 791 JMP 792 JNZ 793 JZ 794 JNC 795 JC 796 JPE 797 JPO 798 JMP 799 JNZ 800 JZ 801 JNC 802 JC 803 JPE 804 JPO 805 JMP 806 JNZ 807 JZ 808 JNC 809 JC 810 JPE 811 JPO 812 JMP 813 JNZ 814 JZ 815 JNC 816 JC 817 JPE 818 JPO 819 JMP 820 JNZ 821 JZ 822 JNC 823 JC 824 JPE 825 JPO 826 JMP 827 JNZ 828 JZ 829 JNC 830 JC 831 JPE 832 JPO 833 JMP 834 JNZ 835 JZ 836 JNC 837 JC 838 JPE 839 JPO 840 JMP 841 JNZ 842 JZ 843 JNC 844 JC 845 JPE 846 JPO 847 JMP 848 JNZ 849 JZ 850 JNC 851 JC 852 JPE 853 JPO 854 JMP 855 JNZ 856 JZ 857 JNC 858 JC 859 JPE 860 JPO 861 JMP 862 JNZ 863 JZ 864 JNC 865 JC 866 JPE 867 JPO 868 JMP 869 JNZ 870 JZ 871 JNC 872 JC 873 JPE 874 JPO 875 JMP 876 JNZ 877 JZ 878 JNC 879 JC 880 JPE 881 JPO 882 JMP 883 JNZ 884 JZ 885 JNC 886 JC 887 JPE 888 JPO 889 JMP 890 JNZ 891 JZ 892 JNC 893 JC 894 JPE 895 JPO 896 JMP 897 JNZ 898 JZ 899 JNC 900 JC 901 JPE 902 JPO 903 JMP 904 JNZ 905 JZ 906 JNC 907 JC 908 JPE 909 JPO 910 JMP 911 JNZ 912 JZ 913 JNC 914 JC 915 JPE 916 JPO 917 JMP 918 JNZ 919 JZ 920 JNC 921 JC 922 JPE 923 JPO 924 JMP 925 JNZ 926 JZ 927 JNC 928 JC 929 JPE 930 JPO 931 JMP 932 JNZ 933 JZ 934 JNC 935 JC 936 JPE 937 JPO 938 JMP 939 JNZ 940 JZ 941 JNC 942 JC 943 JPE 944 JPO 945 JMP 946 JNZ 947 JZ 948 JNC 949 JC 950 JPE 951 JPO 952 JMP 953 JNZ 954 JZ 955 JNC 956 JC 957 JPE 958 JPO 959 JMP 960 JNZ 961 JZ 962 JNC 963 JC 964 JPE 965 JPO 966 JMP 967 JNZ 968 JZ 969 JNC 970 JC 971 JPE 972 JPO 973 JMP 974 JNZ 975 JZ 976 JNC 977 JC 978 JPE 979 JPO 980 JMP 981 JNZ 982 JZ 983 JNC 984 JC 985 JPE 986 JPO 987 JMP 988 JNZ 989 JZ 990 JNC 991 JC 992 JPE 993 JPO 994 JMP 995 JNZ 996 JZ 997 JNC 998 JC 999 JPE 1000 JPO 1001 JMP 1002 JNZ 1003 JZ 1004 JNC 1005 JC 1006 JPE 1007 JPO 1008 JMP 1009 JNZ 1010 JZ 1011 JNC 1012 JC 1013 JPE 1014 JPO 1015 JMP 1016 JNZ 1017 JZ 1018 JNC 1019 JC 1020 JPE 1021 JPO 1022 JMP 1023 JNZ 1024 JZ 1025 JNC 1026 JC 1027 JPE 1028 JPO 1029 JMP 1030 JNZ 1031 JZ 1032 JNC 1033 JC 1034 JPE 1035 JPO 1036 JMP 1037 JNZ 1038 JZ 1039 JNC 1040 JC 1041 JPE 1042 JPO 1043 JMP 1044 JNZ 1045 JZ 1046 JNC 1047 JC 1048 JPE 1049 JPO 1050 JMP 1051 JNZ 1052 JZ 1053 JNC 1054 JC 1055 JPE 1056 JPO 1057 JMP 1058 JNZ 1059 JZ 1060 JNC 1061 JC 1062 JPE 1063 JPO 1064 JMP 1065 JNZ 1066 JZ 1067 JNC 1068 JC 1069 JPE 1070 JPO 1071 JMP 1072 JNZ 1073 JZ 1074 JNC 1075 JC 1076 JPE 1077 JPO 1078 JMP 1079 JNZ 1080 JZ 1081 JNC 1082 JC 1083 JPE 1084 JPO 1085 JMP 1086 JNZ 1087 JZ 1088 JNC 1089 JC 1090 JPE 1091 JPO 1092 JMP 1093 JNZ 1094 JZ 1095 JNC 1096 JC 1097 JPE 1098 JPO 1099 JMP 1100 JNZ 1101 JZ 1102 JNC 1103 JC 1104 JPE 1105 JPO 1106 JMP 1107 JNZ 1108 JZ 1109 JNC 1110 JC 1111 JPE 1112 JPO 1113 JMP 1114 JNZ 1115 JZ 1116 JNC 1117 JC 1118 JPE 1119 JPO 1120 JMP 1121 JNZ 1122 JZ 1123 JNC 1124 JC 1125 JPE 1126 JPO 1127 JMP 1128 JNZ 1129 JZ 1130 JNC 1131 JC 1132 JPE 1133 JPO 1134 JMP 1135 JNZ 1136 JZ 1137 JNC 1138 JC 1139 JPE 1140 JPO 1141 JMP 1142 JNZ 1143 JZ 1144 JNC 1145 JC 1146 JPE 1147 JPO 1148 JMP 1149 JNZ 1150 JZ 1151 JNC 1152 JC 1153 JPE 1154 JPO 1155 JMP 1156 JNZ 1157 JZ 1158 JNC 1159 JC 1160 JPE 1161 JPO 1162 JMP 1163 JNZ 1164 JZ 1165 JNC 1166 JC 1167 JPE 1168 JPO 1169 JMP 1170 JNZ 1171 JZ 1172 JNC 1173 JC 1174 JPE 1175 JPO 1176 JMP 1177 JNZ 1178 JZ 1179 JNC 1180 JC 1181 JPE 1182 JPO 1183 JMP 1184 JNZ 1185 JZ 1186 JNC 1187 JC 1188 JPE 1189 JPO 1190 JMP 1191 JNZ 1192 JZ 1193 JNC 1194 JC 1195 JPE 1196 JPO 1197 JMP 1198 JNZ 1199 JZ 1200 JNC 1201 JC 1202 JPE 1203 JPO 1204 JMP 1205 JNZ 1206 JZ 1207 JNC 1208 JC 1209 JPE 1210 JPO 1211 JMP 1212 JNZ 1213 JZ 1214 JNC 1215 JC 1216 JPE 1217 JPO 1218 JMP 1219 JNZ 1220 JZ 1221 JNC 1222 JC 1223 JPE 1224 JPO 1225 JMP 1226 JNZ 1227 JZ 1228 JNC 1229 JC 1230 JPE 1231 JPO 1232 JMP 1233 JNZ 1234 JZ 1235 JNC 1236 JC 1237 JPE 1238 JPO 1239 JMP 1240 JNZ 1241 JZ 1242 JNC 1243 JC 1244 JPE 1245 JPO 1246 JMP 1247 JNZ 1248 JZ 1249 JNC 1250 JC 1251 JPE 1252 JPO 1253 JMP 1254 JNZ 1255 JZ 1256 JNC 1257 JC 1258 JPE 1259 JPO 1260 JMP 1261 JNZ 1262 JZ 1263 JNC 1264 JC 1265 JPE 1266 JPO 1267 JMP 1268 JNZ 1269 JZ 1270 JNC 1271 JC 1272 JPE 1273 JPO 1274 JMP 1275 JNZ 1276 JZ 1277 JNC 1278 JC 1279 JPE 1280 JPO 1281 JMP 1282 JNZ 1283 JZ 1284 JNC 1285 JC 1286 JPE 1287 JPO 1288 JMP 1289 JNZ 1290 JZ 1291 JNC 1292 JC 1293 JPE 1294 JPO 1295 JMP 1296 JNZ 1297 JZ 1298 JNC 1299 JC 1300 JPE 1301 JPO 1302 JMP 1303 JNZ 1304 JZ 1305 JNC 1306 JC 1307 JPE 1308 JPO 1309 JMP 1310 JNZ 1311 JZ 1312 JNC 1313 JC 1314 JPE 1315 JPO 1316 JMP 1317 JNZ 1318 JZ 1319 JNC 1320 JC 1321 JPE 1322 JPO 1323 JMP 1324 JNZ 1325 JZ 1326 JNC 1327 JC 1328 JPE 1329 JPO 1330 JMP 1331 JNZ 1332 JZ 1333 JNC 1334 JC 1335 JPE 1336 JPO 1337 JMP 1338 JNZ 1339 JZ 1340 JNC 1341 JC 1342 JPE 1343 JPO 1344 JMP 1345 JNZ 1346 JZ 1347 JNC 1348 JC 1349 JPE 1350 JPO 1351 JMP 1352 JNZ 1353 JZ 1354 JNC 1355 JC 1356 JPE 1357 JPO 1358 JMP 1359 JNZ 1360 JZ 1361 JNC 1362 JC 1363 JPE 1364 JPO 1365 JMP 1366 JNZ 1367 JZ 1368 JNC 1369 JC 1370 JPE 1371 JPO 1372 JMP 1373 JNZ 1374 JZ 1375 JNC 1376 JC 1377 JPE 1378 JPO 1379 JMP 1380 JNZ 1381 JZ 1382 JNC 1383 JC 1384 JPE 1385 JPO 1386 JMP 1387 JNZ 1388 JZ 1389 JNC 1390 JC 1391 JPE 1392 JPO 1393 JMP 1394 JNZ 1395 JZ 1396 JNC 1397 JC 1398 JPE 1399 JPO 1400 JMP 1401 JNZ 1402 JZ 1403 JNC 1404 JC 1405 JPE 1406 JPO 1407 JMP 1408 JNZ 1409 JZ 1410 JNC 1411 JC 1412 JPE 1413 JPO 1414 JMP 1415 JNZ 1416 JZ 1417 JNC 1418 JC 1419 JPE 1420 JPO 1421 JMP 1422 JNZ 1423 JZ 1424 JNC 1425 JC 1426 JPE 1427 JPO 1428 JMP 1429 JNZ 1430					

ASCII Code Table

DECIMAL VALUE	0	16	32	48	64	80	96	112	128	144	160	176	192	208	224	240
HEXA- DECIMAL VALUE	0	1	2	3	4	5	6	7	8	9	A	B	D	C	E	F
0	0	BLANK (NULL)	►	BLANK (SPACE)	0	@	P	'	p	€	É	á			∞	≡
1	1	☺	◄	!	1	A	Q	a	q	ü	Æ	í			β	±
2	2	☹	↕	"	2	B	R	b	r	é	FE	ó			γ	≥
3	3	♥	!!	#	3	C	S	c	s	â	ô	ú			π	≤
4	4	♦	¶	\$	4	D	T	d	t	ä	ö	ñ			Σ	∫
5	5	♣	§	%	5	E	U	e	u	à	ò	Ñ			σ	∫
6	6	♠	■	&	6	F	V	f	v	å	û	ä			μ	÷
7	7	•	↑	'	7	G	W	g	w	ç	ù	ó			τ	≈
8	8	•	↑	(8	H	X	h	x	ê	ÿ	ï			Φ	°
9	9	○	↓)	9	I	Y	i	y	ë	Ö	ü			Θ	•
10	A	○	→	*	:	J	Z	j	x	è	Ü	ü			Ω	•
11	B	♂	←	+	;	K	I	k	{	ï	¢	½			δ	√
12	C	♀	└	,	<	L	\	l		î	£	¼			∞	η
13	D	♪	↔	—	=	M	l	m	}	ï	¥	ı			Ø	²
14	E	♫	▲	.	>	N	^	n	~	Ä	Pls	«			€	■
15	F	⚙	▼	/	?	O	_	o	Δ	Å	f	»			∩	BLANK FF



LAMPIRAN

[illegible]

[illegible]

Pengkodan SN74LS138

Rajah pin keluaran dan simbolnya



Jadual fungsi

G1	G2	G3	A	B	C	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
X	X	1	X	X	X	1	1	1	1	1	1	1	1
X	1	X	X	X	X	1	1	1	1	1	1	1	1
0	X	X	X	X	X	1	1	1	1	1	1	1	1
1	0	0	0	0	0	0	1	1	1	1	1	1	1
1	0	0	0	0	1	1	0	1	1	1	1	1	1
1	0	0	0	1	0	1	1	0	1	1	1	1	1
1	0	0	0	1	1	1	1	1	0	1	1	1	1
1	0	0	1	0	0	1	1	1	1	0	1	1	1
1	0	0	1	0	1	1	1	1	1	1	0	1	1
1	0	0	1	1	0	1	1	1	1	1	1	0	1
1	0	0	1	1	1	1	1	1	1	1	1	1	0

Table 1. Pin Description

Symbol	Type	Name and Function	Symbol	Type	Name and Function
A_0-A_{15}	O	Address Bus: The most significant 8 bits of the memory address or the 8 bits of the I/O address. 3-stated during Hold and Halt modes and during RESET.	READY	I	Ready: If READY is high during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data. If READY is low, the CPU will wait an integral number of clock cycles (or READY to go high before completing the read or write cycle. READY must conform to expected setup and hold times.
AD_{0-7}	IO	Multiplexed Address/Data Bus: Lower 8 bits of the memory address (or I/O address) appear on the bus during the first clock cycle (T state) of a machine cycle. It then becomes the data bus during the second and third clock cycles.	HOLD	I	Hold: Indicates that another master is requesting the use of the address and data buses. The CPU, upon receiving the hold request, will relinquish the use of the bus as soon as the completion of the current bus transfer. Internal processing can continue. The processor can regain the bus only after the HOLD is removed. When the HOLD is acknowledged, the Address, Data RD, WR, and I/OM lines are 3-stated.
ALE	O	Address Latch Enable: It occurs during the first clock state of a machine cycle and enables the address to get latched into the on-chip latch of peripherals. The falling edge of ALE is set to guarantee setup and hold times for the address information. The falling edge of ALE can also be used to strobe the status information. ALE is never 3-stated.	HLDA	O	Hold Acknowledge: Indicates that the CPU has received the HOLD request and that it will relinquish the bus in the next clock cycle. HLDA goes low after the HOLD request is removed. The CPU takes the bus one half clock cycle after HLDA goes low.
S_0, S_1 and I/OM	O	Machine Cycle Status: IO/M0 S1 S0 Status 0 0 1 Memory write 0 0 1 Memory read 1 0 1 I/O write 1 0 1 I/O read 1 1 1 Opcode latch 1 1 1 Interrupt Acknowledge 1 0 0 Halt 1 0 0 X X Hold 1 0 0 X X Reset 1 0 0 X X 3-state (high impedance) X = Unspecified	INTR	I	Interrupt Request: Is used as a general purpose interrupt. It is sampled only during the second to last clock cycle of an instruction and during Hold and Hold Ack. It is active low and latched at the end of the Program Counter (PC) and an INTR will be issued. During the next cycle a RESTART or CALL instruction can be latched to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by Read and immediately after an interrupt is accepted.
RD	O	Read Control: A low level on RD indicates the selected memory or I/O device is to be read and that the Data Bus is available for the data transfer. 3-stated during Hold and Halt modes and during RESET.	INTA	O	Interrupt Acknowledge: Latched instead of (and has the same timing as) RD during the instruction cycle after an INTR is accepted. It can be used to activate an 825A interrupt chip or some other interrupt port.
WR	O	Write Control: A low level on WR indicates the selected memory or I/O device is to be written into the selected memory or I/O location. Data is set up at the falling edge of WR. 3-stated during Hold and Halt modes and during RESET.	RST 5.5 RST 6.5 RST 7.5	I	Re-start Interrupts: These three pins have the same timing as INTR except they cause an internal RESTART to be automatically inserted. The priority of these interrupts is ordered as shown in Table 2. Type 1 interrupts have a higher priority than INTR. In addition, they may be individually masked out using the SM instruction.

8085AH/8085AH-2/8085AH-1 8-BIT HMOS MICROPROCESSORS

- Single +5V Power Supply with 10% Voltage Margins
- 3 MHz, 5 MHz and 6 MHz Selections Available
- 20% Lower Power Consumption than 8085A for 3 MHz and 5 MHz
- 1.3 μ s Instruction Cycle (8085AH); 0.8 μ s (8085AH-2); 0.87 μ s (8085AH-1)
- 100% Software Compatible with 8080A
- On-Chip Clock Generator (with External Crystal, LC or RC Network)
- On-Chip System Controller; Advanced Cycle Status Information Available for Large System Control
- Four Vectored Interrupt Inputs (One is Non-Maskable) Plus an 8080A-Compatible Interrupt
- Serial In/Serial Out Port
- Decimal, Binary and Double Precision Arithmetic
- Direct Addressing Capability to 64K Bytes of Memory
- Available in 40-Lead Cerdip and Plastic Packages
(See Packaging Spec. Order #213088)

The Intel® 8085AH is a complete 8 bit parallel Central Processing Unit (CPU) implemented in N-channel, depletion load, silicon gate technology (HMOS). Its instruction set is 100% software compatible with the 8080A microprocessor, and it is designed to improve the present 8080A's performance by higher system speed. Its high level of system integration allows a minimum system of three IC's (8085AH CPU), 8155H (RAM/IO) and 8155A (EPROM/IO) while maintaining total system expandability. The 8085AH-1 and 8085AH-2 are faster versions of the 8085AH.

The 8085AH incorporates all of the features that the 8224 (clock generator) and 8228 (system controller) provided for the 8080A, thereby offering a higher level of system integration.

The 8085AH uses a multiplexed data bus. The address is split between the 8 bit address bus and the 8 bit data bus. The on-chip address latches of 8155H/8156H/8155A memory products allow a direct interface with the 8085AH.




Figure 1. 8085AH CPU Functional Block Diagram

Figure 2. 8085AH Pin Configuration

Intel Corporation Assumes No Responsibility for the Use of Any Circuits Other Than Circuits Embodied in an Intel Product. No Other Circuit Patent Licenses are Required. INTEL CORPORATION, 1981

Table 1. Pin Description (Continued)

Symbol	Type	Name and Function
TRAP	I	Trap: Trap interrupt is a non-maskable RESTART interrupt. It is recognized at the same time as INTR or RST 5.5-7.5. It is unaffected by any mask or interrupt enable. It has the highest priority of any interrupt. (See Table 2.)
RESET IN	I	Reset In: Sets the Program Counter to zero and resets the interrupt enable and HOLD flip-flops. The data and address buses and the control lines are 3-stated during RESET and because of the asynchronous nature of RESET, the processor's internal registers and flags may be altered by RESET with unpredictable results. RESET IN is a Schmitt-triggered input, allowing connection to an R-C network for power-on RESET delay (see Figure 3). Upon power-up, RESET IN must remain low for at least 10 ms after minimum V_{CC} has been reached. For proper reset operation after the power-up duration, RESET IN should be kept low a minimum of three clock periods. The CPU is held in the reset condition as long as RESET IN is applied.

Symbol	Type	Name and Function
RESET OUT	O	Reset Out: Reset Out indicates CPU is being reset. Can be used as a system reset. The signal is synchronized to the processor clock and lasts an integral number of clock periods.
X_1, X_2	I	X_1 and X_2 : Are connected to a crystal, LC, or RC network to drive the internal clock generator. X_1 can also be an external clock input from a logic gate. The input frequency is divided by 2 to give the processor's internal operating frequency.
CLK	O	Clock: Clock output for use as a system clock. The period of CLK is twice the X_1, X_2 input period.
SID	I	Serial Input Data Line: The data on this line is loaded into accumulator bit 7 whenever a RIM instruction is executed.
SOD	O	Serial Output Data Line: The output SOD is set or reset as specified by the SIM instruction.
V_{CC}		Power: +5 volt supply.
V_{SS}		Ground: Reference.

Table 2. Interrupt Priority, Restart Address, and Sensitivity

Name	Priority	Address Branches To (1) When Interrupt Occurs	Type Trigger
TRAP	1	24H	Rising edge AND high level until sampled.
RST 7.5	2	3CH	Rising edge (latched).
RST 6.5	3	34H	High level until sampled.
RST 5.5	4	2CH	High level until sampled.
INTR	5	See Note (2).	High level until sampled.

NOTES:

1. The processor pushes the PC on the stack before branching to the indicated address.
2. The address branched to depends on the instruction provided to the CPU when the interrupt is acknowledged.




Figure 3. Power-On Reset Circuit

FUNCTIONAL DESCRIPTION

The 8085AH is a complete 8-bit parallel central processor. It is designed with N-channel, depletion load, silicon gate technology (HMOS), and requires a single +5 volt supply. Its basic clock speed is 3 MHz (8085AH), 5 MHz (8085AH-2), or 6 MHz (8085AH-1), thus improving on the present 8080A's performance with higher system speed. Also it is designed to fit into a minimum system of three IC's: The CPU (8085AH), a RAM/IO (8156H), and an EPROM/IO chip (8755A).

The 8085AH has twelve addressable 8-bit registers. Four of them can function only as two 16-bit register pairs. Six others can be used interchangeably as 8-bit registers or as 16-bit register pairs. The 8085AH register set is as follows:

Mnemonic	Register	Contents
ACC or A	Accumulator	8 bits
PC	Program Counter	16-bit address
BC, DE, HL	General-Purpose Registers; data pointer (HL)	8 bits x 6 or 16 bits x 3
SP	Stack Pointer	16-bit address
Flags or F	Flag Register	5 flags (8-bit space)

The 8085AH uses a multiplexed Data Bus. The address is split between the higher 8-bit Address Bus and the lower 8-bit Address/Data Bus. During the first T state (clock cycle) of a machine cycle the low order address is sent out on the Address/Data bus. These lower 8 bits may be latched externally by the Address Latch Enable signal (ALE). During the rest of the machine cycle the data bus is used for memory or IO data.

The 8085AH provides RD, WR, S_0, S_1 , and I/O/M signals for bus control. An Interrupt Acknowledge signal (INTA) is also provided. HOLD and all interrupts are synchronized with the processor's internal clock. The 8085AH also provides Serial Input Data (SID) and Serial Output Data (SOD) lines for simple serial interface.

In addition to these features, the 8085AH has three maskable, vector interrupt pins, one nonmaskable TRAP interrupt, and a bus vectored interrupt, INTR.

INTERRUPT AND SERIAL I/O

The 8085AH has 5 interrupt inputs: INTR, RST 5.5, RST 6.5, RST 7.5, and TRAP. INTR is identical in function to the 8080A INT. Each of the three RESTART inputs, 5.5, 6.5, and 7.5, has a programmable mask. TRAP is also a RESTART interrupt but it is nonmaskable.

The three maskable interrupts cause the internal execution of RESTART (saving the program counter in the stack and branching to the RESTART address) if the interrupts are enabled and if the interrupt mask is not set. The nonmaskable TRAP causes the internal execution of a RESTART vector independent of the state of the interrupt enable or masks. (See Table 2.)

There are two different types of inputs in the restart interrupts. RST 5.5 and RST 6.5 are high level-sensitive like INTR (and INT on the 8080) and are recognized with the same timing as INTR. RST 7.5 is rising edge-sensitive.

For RST 7.5, only a pulse is required to set an internal flip-flop which generates the internal interrupt request (a normally high level signal with a low going pulse is recommended for highest system noise immunity). The RST 7.5 request flip-flop remains set until the request is serviced. Then it is reset automatically. This flip-flop may also be reset by using the SIM instruction or by issuing a RESET IN to the 8085AH. The RST 7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST 7.5 interrupt is masked out.

The status of the three RST interrupt masks can only be affected by the SIM instruction and RESET IN. (See SIM, Chapter 5 of the 8080/85 User's Manual.)

The interrupts are arranged in a fixed priority that determines which interrupt is to be recognized if more than one is pending as follows: TRAP—highest priority, RST 7.5, RST 6.5, RST 5.5, INTR—lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher priority interrupt. RST 5.5 can interrupt an RST 7.5 routine if the interrupts are re-enabled before the end of the RST 7.5 routine.

The TRAP interrupt is useful for catastrophic events such as power failure or bus error. The TRAP input is recognized just as any other interrupt but has the highest priority. It is not affected by any flag or mask. The TRAP input is both edge and level sensitive. The TRAP input must go high and remain high until it is acknowledged. It will not be recognized again until it goes low, then high again. This avoids any false triggering due to noise or logic glitches. Figure 4 illustrates the TRAP interrupt request circuitry within the 8085AH. Note that the servicing of any interrupt (TRAP, RST 7.5, RST 6.5, RST 5.5, INTR) disables all future interrupts (except TRAPs) until an EI instruction is executed.

Table 1. Pin Description

Symbol	Type	Name and Function
RESET	I	Reset: Pulse provided by the $\overline{RD}/\overline{WE}$ pin to initialize the system (connected to 8085AH RESET OUT). Input high on this line resets the chip and initializes the three I/O ports to input mode. The width of RESET pulse should typically be two 8085AH clock cycle times.
AD ₀₋₇	I/O	Address/Data: 8-bit Address/Data bus that interfaces with the CPU (Port 0-3). Address/Data bus. The 8-bit address is latched into the address latch on the falling edge of ALE. The 8-bit data is either for the memory location or the I/O location depending on the I/O ₀ signal. The 8-bit data is either written into the chip or read from the chip, depending on the I/O ₀ signal.
CE or \overline{CE}	I	Chip Enable: On the 8155H, this pin is \overline{CE} and is ACTIVE LOW. On the 8156H, this pin is \overline{CE} and is ACTIVE HIGH.
\overline{RD}	I	Read Control: Input low on this line with the Chip Enable active enables the read data bus. If I/O ₀ pin is low, the RAM content will be read out to the AD bus. Otherwise the content of the selected I/O port or command/status registers will be read to the AD bus.
\overline{WR}	I	Write Control: Input low on this line with the Chip Enable active enables the data on the Address/Data bus to be written to the RAM or I/O ports and command/status registers, depending on I/O ₀ .
ALE	I	Address Latch Enable: This control signal latches both the address on the AD ₀₋₇ lines and the state of the Chip Enable and I/O ₀ into the chip at the falling edge of ALE.
I/O ₀	I	I/O Summary: Selects memory if low and I/O and command/status registers if high.
PC ₀₋₇ (B)	I/O	Port A: These 8 pins are general purpose I/O pins. The input direction is selected by programming the command register.
PC ₀₋₇ (B)	I/O	Port B: These 8 pins are general purpose I/O pins. The input direction is selected by programming the command register.
PC ₀₋₇ (B)	I/O	Port C: These 8 pins can function as either input port 1, output port 1, or bidirectional signals for PA and PB. Programming is done through the command register. When PC ₀₋₇ are used as control signals, they will provide the following: PC ₀ - A INTX (Port A Interrupt) PC ₁ - AOE (Port A Buffer Full) PC ₂ - A STB (Port A Strobe) PC ₃ - B INTX (Port B Interrupt) PC ₄ - B STB (Port B Buffer Full) PC ₅ - B INTX (Port B Interrupt) PC ₆ - B STB (Port B Buffer Full)
TIMER IN	I	Timer Input: Input to the counter-timer.
TIMER OUT	O	Timer Output: This output can be either a square wave or a pulse, depending on the timer mode.
V _{CC}		Voltage: +5 volt supply.
V _{SS}		Grounds: Ground reference.

FUNCTIONAL DESCRIPTION

The 8155H/8156H contains the following:

- 2K 8-Bit Static RAM organized as 256 x 8
- Two 8-bit I/O ports (PA & PB) and one 8-bit I/O port (PC)
- 14-bit timer-counter

The I/O₀ (I/O/Status Select) pin selects either the five registers (Command, Status, PA₀₋₇, PB₀₋₇, PC₀₋₇) or the memory (RAM) portion.

The 8-bit address on the Address/Data lines, Chip Enable input \overline{CE} or \overline{CE} , and I/O₀ are all latched on-chip at the falling edge of ALE.




Figure 3. 8155H/8156H Internal Registers

6-27

8155H/8156H/8155H-2/8156H-2 2048-BIT STATIC HMOS RAM WITH I/O PORTS AND TIMER

- Single +5V Power Supply with 10% Voltage Margins
- 30% Lower Power Consumption than the 8155 and 8156
- 256 Word x 8 Bits
- Completely Static Operation
- Internal Address Latch
- 2 Programmable 8-Bit I/O Ports
- 1 Programmable 6-Bit I/O Port
- Programmable 14-Bit Binary Counter/Timer
- Compatible with 8085AH and 8088 CPU
- Multiplexed Address and Data Bus
- Available in EXPRESS
 - Standard Temperature Range
 - Extended Temperature Range

The Intel® 8155H and 8156H are RAM and I/O chips implemented in N-channel, depletion load, silicon gate technology (HMOS). To be used in the 8085AH and 8088 microprocessor systems. The RAM portion is designed with 2048 static cells organized as 256 x 8. They have a maximum access time of 400 ns to permit use with no wait states in 8085AH CPU. The 8155H-2 and 8156H-2 have minimum access times of 330 ns for use with the 8085AH-2 and the 5 MHz 8088 CPU.

The I/O portion consists of three general purpose I/O ports. One of the three ports can be programmed to be status pins, thus allowing the other two ports to operate in handshake mode.

A 14-bit programmable counter/timer is also included on chip to provide either a square wave or terminal count pulse for the CPU system depending on timer mode.




Figure 2. Pin Configuration




Figure 1. Block Diagram

8155H/8156H-2 • 8155H/8156H-1 • CE

Intel Corporation Assumes No Responsibility for the Use of Any Circuitry Other Than That Shown in This Document. Intel is not responsible for any circuitry other than that shown in this document. Intel is not responsible for any circuitry other than that shown in this document.

6-26




Figure 4. 8155H/8156H On-Board Memory Read/Write Cycle

PROGRAMMING OF THE COMMAND REGISTER

The command register consists of eight latches. Four bits (0-3) define the mode of the ports, two bits (4-5) enable or disable the interrupt from port C when it acts as control port, and the last two bits (6-7) are for the timer.

The command register contents can be altered at any time by using the I/O address XXXXX000 during a WRITE operation with the Chip Enable active and IO/M = 1. The meaning of each bit of the command byte is defined in Figure 5. The contents of the command register may never be read.

READING THE STATUS REGISTER

The status register consists of seven latches; one for each bit: six (0-5) for the status of the ports and one (6) for the status of the timer.

The status of the timer and the I/O section can be polled by reading the Status Register (Address XXXXX000). Status word format is shown in Figure 6. Note that you may never write to the status register since the command register shares the same I/O address and the command register is selected when a write to that address is used.




Figure 5. Command Register Bit Assignment




Figure 6. Status Register Bit Assignment

INPUT/OUTPUT SECTION

The I/O section of the 8155H/8156H consists of five registers: (See Figure 7.)

- **Command/Status Register (C/S)** — Both registers are assigned the address XXXXX000. The C/S address serves the dual purpose.

When the C/S registers are selected during WRITE operation, a command is written into the command register. The contents of this register are not accessible through the pins.

When the C/S (XXXXX000) is selected during a READ operation, the status information of the I/O ports and the timer becomes available on the AD0-7 lines.

- **PA Register** — This register can be programmed to be either input or output ports depending on the status of the contents of the C/S Register. Also depending on the command, this port can operate in either the basic mode or the strobed mode (See timing diagram). The I/O pins assigned in relation to this register are PA0-7. The address of this register is XXXXX001.
- **PB Register** — This register functions the same as PA Register. The I/O pins assigned are PB0-7. The address of this register is XXXXX010.
- **PC Register** — This register has the address XXXXX011 and contains only 6 bits. The 6 bits can be programmed to be either input ports, output ports or as control signals for PA and PB by properly programming the AD2 and AD3 bits of the C/S register.

When PC0-5 is used as a control port, 3 bits are assigned for Port A and 3 for Port B. The first bit is an

interrupt that the 8155H sends out. The second is an output signal indicating whether the buffer is full or empty, and the third is an input pin to accept a strobe for the strobed input mode (See Table 2.)

When the 'C' port is programmed to either ALT3 or ALT4, the control signals for PA and PB are initialized as follows:

CONTROL	INPUT MODE	OUTPUT MODE
BF	Low	Low
INTR	Low	High
STB	Input Control	Input Control




Figure 7. I/O Port and Timer Addressing Scheme

Figure 8 shows how I/O PORTS A and B are structured within the 8155H and 8156H:




Figure 8. 8155H/8156H Port Functions

Table 2. Port Control Assignment

Pin	ALT 1	ALT 2	ALT 3	ALT 4
PC0	Input Port	Output Port	A INTR (Port A Interrupt)	A INTR (Port A Interrupt)
PC1	Input Port	Output Port	A BF (Port A Buffer Full)	A BF (Port A Buffer Full)
PC2	Input Port	Output Port	A STB (Port A Strobe)	A STB (Port A Strobe)
PC3	Input Port	Output Port	B INTR (Port B Interrupt)	B INTR (Port B Interrupt)
PC4	Input Port	Output Port	B BF (Port B Buffer Full)	B BF (Port B Buffer Full)
PC5	Input Port	Output Port	B STB (Port B Strobe)	B STB (Port B Strobe)

Note in the diagram that when the I/O ports are programmed to be output ports, the contents of the output ports can still be read by a READ operation when appropriately addressed. The outputs of the 8155H are "glitch-free" meaning that you can write a "1" to a bit position that was previously "1" and the level at the output pin will not change.

Note also that the output latch is cleared when the port enters the input mode. The output latch cannot be loaded by writing to the port if the port is in the input mode. The result is that each time a port mode is changed from input to output, the output pins will go low. When the 8155H is RESET, the output latches are all cleared and all 3 ports enter the input mode.

When in the ALT 1 or ALT 2 modes, the bits of PORT C are structured like the diagram above in the single input or output mode, respectively.

Reading from an input port with nothing connected to the pins will provide unpredictable results.

Figure 9 shows how the 8155H/0155H I/O ports might be configured in a typical MCS-85 system.




Figure 9. Example: Command Register = 00111001

Bits 6-7 TM2 and TM1 of command register contents are used to start and stop the counter. There are four commands to choose from:

TM2	TM1	
0	0	NOP — Do not affect counter operation
0	1	STOP — NOP if timer has not started, stop counting if the timer is running.
1	0	STOP AFTER TC — Stop immediately after present TC is reached (NOP if timer has not started).
1	1	START — Load mode and CNT length and start immediately after loading if timer is not presently running. If timer is running, start the new mode and CNT length immediately after present TC is reached.

Note that while the counter is counting, you may load a new count and mode into the count length registers. Before the new count and mode will be used by the counter, you must issue a START command to the counter. This applies even though you may only want to change the count and use the previous mode.

In case of an odd-numbered count, the first half-cycle of the squarewave output, which is high, is one count longer than the second (low) half-cycle, as shown in Figure 12.




Figure 12. Asymmetrical Square-Wave Output Resulting from Count of 9

Note: If you started with an odd count and you read the count length register before the third count pulse occurs, you will not be able to discern whether one or two counts has occurred. Regardless of this, the 8155H/0155H always counts out the right number of pulses in generating the TIMER OUT waveform.

The counter in the 8155H is not initialized to any particular mode or count when hardware RESET occurs, but RESET does stop the counting. Therefore, counting cannot begin following RESET until a START command is issued via the CS register.

Please note that the timer circuit on the 8155H/0155H chip is designed to be a square-wave timer, not an event counter. To achieve this, it counts down by two's twice in completing one cycle. Thus, its registers do not contain values directly representing the number of TIMER IN pulses received. You cannot load an initial value of 1 into the count register and cause the timer to operate, as its terminal count value is 10 (binary) or 2 (decimal). For the detection of single pulses, it is suggested that one of the hardware interrupt pins on the 8085AH be used. After the timer has started counting down, the values residing in the count registers can be used to calculate the actual number of TIMER IN pulses required to complete the timer cycle if desired. To obtain the remaining count, perform the following operations in order:

1. Stop the count
2. Read in the 16-bit value from the count length registers
3. Reset the upper two mode bits
4. Reset the carry and rotate right one position all 16 bits through carry
5. If carry is set, add 1/2 of the full original count (1/2 full count — 1 if full count is odd).

intel

8755A/8755A-2

8755A/8755A-2
16,384-BIT EPROM WITH I/O

- 2048 Words x 8 Bits
- Single +5V Power Supply (V_{CC})
- Directly Compatible with 8085A and 8088 Microprocessors
- U.V. Erasable and Electrically Reprogrammable
- Internal Address Latch
- 2 General Purpose 8-Bit I/O Ports
- Each I/O Port Line Individually Programmable as Input or Output
- Multiplexed Address and Data Bus
- 40-Pin DIP
- Available in EXPRESS - Standard Temperature Range - Extended Temperature Range

The Intel® 8755A is an erasable and electrically reprogrammable ROM (EPROM) and I/O chip to be used in the 8085AH and IAPX 86 microprocessor systems. The EPROM portion is organized as 2048 words by 8 bits. It has a maximum access time of 450 ns to permit use with no wait states in an 8085AH CPU.

The I/O portion consists of 2 general purpose I/O ports. Each I/O port has 8 port lines, and each I/O port line is individually programmable as input or output.

The 8755A-2 is a high speed selected version of the 8755A compatible with the 5 MHz 8085A1-2 and the 5 MHz IAPX 86 microprocessor.




Figure 1. Block Diagram




Figure 2. Pin Configuration

Table 1. Pin Description

Symbol	Type	Name and Function
ALE	I	Address Latch Enable: When Address Latch Enable goes high, AD ₀₋₇ , RD, RD, CE ₁ , and CE ₂ enter the address latches. The signals (AD, RD, RD, CE ₁ , CE ₂) are latched at the falling edge of ALE.
AD ₀₋₇	I	Bidirectional Address/Data Bus: The lower 8-bits of the PROM or I/O address are applied to the bus lines when ALE is high. During an I/O cycle, Port A or B is selected based on the latched value of AD ₀₋₇ . If RD or RD is low when the latched Chip Enable are active, the output buffers present data on the bus.
A ₈₋₁₀	I	Address Bus: These are the high order bits of the PROM address. They do not affect I/O operations.
PROG/CE ₁	I	Chip Enable Inputs: CE ₁ is active low and CE ₂ is active high. The 8755A can be accessed only when both Chip Enable are active at the time the ALE signal becomes true up. If either Chip Enable input is not active, the AD ₀₋₇ and RD output will be in a high impedance state. CE ₁ is also used as a programming pin. (See section on programming.)
RD	I	I/O Memory: If the latched RD is high when RD is low, the output data comes from the PROM.
RD	I	Read: If the latched RD is high when RD goes low, the AD ₀₋₇ output buffers are enabled and output either the selected PROM location or I/O port. When both RD and RD are high, the AD ₀₋₇ output buffers are disabled.
RD	I	I/O Write: If the latched RD is high when RD goes low, the output data is forced to the selected value of AD ₀₋₇ to be written to the PROM. The state of RD is ignored.
CLK	I	Clock: The CLK is used to force the READY into its high impedance state after it has been forced low by CE ₁ , low, CE ₂ high, and ALE high.
READY	O	Ready is a 3-state output controlled by CE ₁ , CE ₂ , ALE and CLK. READY is forced low when the Chip Enable are active during the time ALE is high, and remains low until the rising edge of the next CLK. (See Figure 9.)
PA ₀₋₇	IO	Port A: These are general purpose I/O pins. Their input/output direction is determined by the contents of Data Register Register (DDR). Port A is selected for write operations when the Chip Enable are active and RD is low and a 0 was previously latched from AD ₀₋₇ . Read Operation is selected by either RD and active Chip Enable and AD ₀₋₇ and AD ₀₋₇ RD low active and AD ₀₋₇ RD high RD low active. Chip Enable and AD ₀₋₇ RD low.
PB ₀₋₇	IO	Port B: This general purpose I/O port is identical to Port A, except that it is selected by a 1 latched from AD ₀₋₇ and RD.
RESET	I	Reset: In normal operation, an input high on RESET causes all pins in Ports A and B to assume input mode (clear DDR register).
RD	I	I/O Read: When the Chip Enable are active, a low on RD will output the selected I/O port onto the AD bus. RD low performs the same function as the combination of RD high and RD low, when RD is not used in a system, RD should be tied to V _{CC} ("1").
V _{CC}		Power: +5 volt supply.
V _{DD}		Ground: Reference.
V _{DD}		Power Supply: V _{DD} is a programming voltage, and must be tied to V _{CC} when the 8755A is being read. For programming, a high voltage is supplied with V _{DD} = 25V, typical. (See section on programming.)

SYSTEM APPLICATIONS

System Interface with 8085AN and IAPX 88

A system using the 8755A can use either one of the two I/O interface techniques:

- Standard I/O
- Memory Mapped I/O

If a standard I/O technique is used, the system can use the feature of both CE₂ and CE₁. By using a combination of unused address lines A₁₁—15 and the Chip Enable inputs, the 8085AH system can use up to 5 each 1755AHs without requiring a CE decoder. See Figure 4a and 4b.

If a memory mapped I/O approach is used the 8755A will be selected by the combination of both the Chip Enable and I/O_M using AD₈₋₁₅ address lines. See Figure 3.




Figure 3. 8755A in 6095AH System (Memory-Mapped I/O)

ERASURE CHARACTERISTICS

The erasure characteristics of the 8755A are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms. It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000 Angstrom range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8755A in approximately 3 years while it would take approximately 1 year if the 8755A were exposed to direct sunlight. If the 8755A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 8755 window to prevent unintentional erasure.

The recommended erasure procedure for the 8755A is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose, i.e., UV intensity \times exposure time for erasure should be a minimum of 15W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000-W/cm² power rating. The 873755A should be placed within one inch from the lamp tubes during erasure. Some lamps have a filter on their tubes and this filter should be removed before erasure.

PROGRAMMING

Initially, and after each erasure, all bits of the EPROM portions of the B755A are in the "1" state. Information is introduced by selectively programming "0" into the desired bit locations. A programmed "0" can only be changed to a "1" by UV erasure.

The 8755A can be programmed on the Intel® Universal PROM Programmer (UFP), and the PROMPT™ 80/85 and PROMPT-48™ design aids. The appropriate programming modules and adapters for use in programming both 8755A's and 8755's are shown in Table 1.

The program mode itself consists of programming a single address at a time, giving a single 50 msec pulse for every address. Generally, it is desirable to have a verify cycle after a program cycle for the same address as shown in the attached timing diagram. In the verify cycle (i.e., normal memory read cycle) V_{DD} should be at V_{DD} .

Preliminary timing diagrams and parameter values pertaining to the 8755A programming operation are contained in Figure 7.

FUNCTIONAL DESCRIPTION

PROM Section

The 8755A contains an 8-bit address latch which allows it to interface directly to MCS-48, MCS-85 and IAPX 86/10 without additional hardware.

The PROM section of the chip is addressed by the 11-bit address and the Chip Enable. The address, CE, and CE₂ are latched into the address latches on the falling edge of ALE. If the latched Chip Enable is active and the ROM is low when RD goes low, the contents of the PROM location addressed by the latched address are put out on the A0₆-7 lines (provided that V_{DD} is tied to V_{CC}).

I/O Section


The I/O section of the chip is addressed by the latched value of AD₀₋₁. Two 8-bit Data Direction Registers (DDRs) in 8755A determine the input/output status of each pin in the corresponding ports. A "0" in a particular bit position of a DDR signifies that the corresponding I/O port bit is in the input mode. A "1" in a particular bit position signifies that the corresponding I/O port bit is in the output mode. In this manner the I/O ports of the 8755A are bit-by-bit programmable as inputs or outputs. The table summarizes port and DDR designation. DDR's cannot be read.

Selection		
AD ₁	AD ₀	
0	0	Port A
0	1	Port B
1	0	Port A Data Direction Register (DDR A)
1	1	Port B Data Direction Register (DDR B)

When **IOW** goes low and the Chip Enables are active, the data on the **AD₁₅₋₇** is written into I/O port selected by the latched value of **AD₆₋₁**. During this operation all I/O bits of the selected port are affected, regardless of their I/O mode and the state of **IOM₀**. The actual output level does not change until **IOW** returns high. (glitch free output)

A port can be read out when the latched Chip Enable is active and either RD goes low with IO/M high, or IOR goes low. Both input and output mode bits of a selected port will appear on lines AD6-7.

To clarify the function of the I/O Ports and Data Direction Registers, the following diagram shows the configuration of one bit of PORT A and DDR A. The same logic applies to PORT B and DDR B.



Note that hardware RESET or writing a zero to the ODDR will cause the output latch's output buffer to be disabled, preventing the data in the Output Latch from being passed through to the pin. This is equivalent to pulling the port in to the input mode. Note also that the data currently in the Output Latch even though the Output can be written to the Output Latch even though the Output has been disabled. This enables a port to be initialized with a selected value without enabling the output.

The diagram also shows that the contents of PORT A and PORT B can be read even when the ports are configured as outputs.

TABLE 1. 6755A PROGRAMMING MODULE CROSS REFERENCE


MODULE NAME	USE WITH
UWP 66S	UWP (4)
UWP U92(2)	UWP 66S
PROMPT 975	PROMPT 60/65(3)
PROMPT 475	PROMPT 48(1)

NOTES:

1. Described on p. 13-34 of 1978 Data Catalog.
2. Special adaptor socket.
3. Described on p. 13-39 of 1978 Data Catalog.
4. Described on p. 13-71 of 1978 Data Catalog.

RAJAH PIN LUAR CIP DAC0808, ADC 0801, DAN RAM STATIK 2114

DAC0808



ADC0801

